Abstract| Reduced ordered binary decision diagrams (OBDDs) are nowadays the state-of-theart representation scheme for Boolean functions in Boolean manipulation. Recent results have shown that it is possible to use the more general concept of free binary decision diagrams (FBDDs) without giving up most of the useful computational properties of OBDDs, but possibly reducing the space requirements considerably. The amount of space reduction depends essentially on the shape of so{ called FBDD{types the Boolean manipulation in terms of FBDDs is based on.
I. Introduction
The need for e cient data structures for Boolean functions becomes obvious in various applications of computer aided circuit design. In order to support algorithms for synthesis, veri cation, and testing circuits, one needs schemes for representing Boolean functions that are as succinct as possible and at the same time support e cient solutions of the basic tasks in Boolean manipulation, especially e cient algorithms for deriving the representations of the involved Boolean functions (e.g., from a circuit network description), and e cient algorithms to perform equivalence test or similar tests such as satis ability or tautology test in terms of these representations. A systematic inspection of the di erent succinct representation schemes shows that most of the Boolean function representations investigated in the past do not support the mentioned Boolean manipulations. Even worse, the problems to be solved are often NP{hard. The only exception seems to be BDD{based Boolean function representation e.g. Ake78, Bry86, Mei92, GM94a] FB IV -Informatik, Universit at Trier, 54286 Trier, Germany. Supported by DFG-Project Me 1077/2{1 which provides, with so{called OBDDs, the state{ of{the{art data structure for Boolean functions.
The results of GM93, SW95] show that the generalized data structure of so{called FBDDs (free binary decision diagrams) preserves the computational advantages of OBDDs. Both OBDDs and FBDDs allow e cient performance of binary Boolean operation from a given circuit description and/or formula, and canonical representations (and, hence, ecient solutions of the equivalence test and similar tests such as satis ability or tautology test). As a generalization, FBDD{representations are at least as, and sometimes even exponentially more succinct than OBDD{representations. For example, while any OBDD{representation of the hidden weighted bit function HW B n is of exponential Bry92] size in n, it can be computed with FBDDs of size O(n 2 ) GM94b].
The question arose whether FBDDs, in addition to be usable and, for some functions, theoretically superior, would in fact give room for considerable improvements in everyday computations. In order to prove this, the key point is to give efcient constructions of appropriate FBDD{types since the size of an FBDD{representation of a function depends crucially on the careful choice of an FBDD{type (similarlyas the size of an OBDD{ representation depends on the choosen variable ordering). Very rst experimental results with FBDDs were presented in BGMS94]. In the meantime, we developed a series of heuristics to derive such types and measure their e ects on a series of ISCAS benchmark circuits. Though the results show that these heuristics which result in very simple{structured tree-like types do not measure up to the quality of nowadays' OBDD order heuristics, which have evolved over the last years, we do meet cases in which the FBDDs allow a signi cant improvement over OBDDs.
The paper is structured as follows: After shortly reviewing some results on FBDDs and FBDD{ types in Section 2 we describe, in Section 3, the FBDD{package we work with. Then we describe various heuristics for generating FBDD Types.
We start with a description of the global scheme behind all our heuristics. Then we present various speci c heuristics which di er by working with di erent choosing and splitting criteria for the the top part of the type and/or by the order heuristics chosen for the tail of the type. Figure 2 gives an example of an FBDD{type. Note that FBDD{types are de ned similarly as FBDDs with the only di erence that they have merely one sink instead of di erent 0{ and 1{ sinks. However, while FBDDs are used to represent Boolean functions, FBDD-types are used as a tool for storing the di erent variable orderings occuring on di erent paths.
An FBDD P is said to be of FBDD{type if, for every input assigment a, the order in which the variables are tested in P on input a is a suborder of the order in which the variables are tested in on input a.
Among the theoretical results obtained for the FBDDs appear the following important ones:
Let be a complete type over X n . Our implementation of the algorithms for the FBDD{based Boolean manipulation is based on the widespread OBDD{package of Brace, Rudell, and Bryant described in BRB90]. The resulting FBDD{package which provides the same functions as the OBDD{based one is described in detail in SM93]. It constitutes a truly counterpart to the OBDD{package that makes it possible to measure the e ect of using FBDDs instead of OBDDs as data structure for Boolean functions. Its implementation shows practically that FBDD{ based Boolean manipulation constitutes not only a theoretical possibility but also a practical alternative at least for such cases where OBDD{based manipulation is too space consuming.
All functions { so-called formulas { are represented as reduced FBDDs which are joined into a single multi{rooted graph (denoted by RFBDD) by sharing all common subgraphs. They are assumed to be of a xed complete type called RFBDD{type, which has to be given at the very beginning (similarly to the variable ordering in the case of OBDDs). In the course of the manipulation of the RFBDD, this condition is automatically maintained, since all operations performed on formulas of the xed type yield results which are of this type, too. In order to provide rst results pointing out basic properties of type heuristics, we chose to combine OBDD heuristics with newly created splitting heuristics so that the nal FBDD{type would hopefully produce a non-OBDD part at the top which divides the function into smaller subfunctions that are easily representable by OBDDs,
other sources. We assume that the circuit has one output. Otherwise we modify it to meet this assumption preserving its functionality.
A. Global Scheme of the Heuristics All heuristics presented in this paper follow a certain generic algorithm. The types created by these heuristics consist of a tree-like top part and a common tail appended to all leaves of the top part simultaneously. The idea behind this structure is that on one hand, we want to have important variables tested high in the type and providing a lot of di erent paths appropriate to di erent subfunctions, and on the other hand, we want the paths to be identical in the lower part so that we can share less complicated subfunctions into each other.
While we can choose heuristics that determine the common tail from a variety of known OBDD heuristics, we have to provide a new heuristic to form the tree part. This is done by applying two criteria when selecting a variable to be put next into the type: The selection criterion, which preselects one of the remaining variables, focuses on measuring the importance of a variable; the splitting criterion, which may accept or reject the preselected variable according to parameter t (threshold) is used to ensure that the remaining subfunctions di er a lot, which probably yields di erent subtypes and, thus, a type with various di ering paths.
Once a variable x is selected by these two criteria for a circuit C, we insert a node labelled with this variable into the type and descend recursively with restricted circuits C x=0 and C x=1 into the two subtypes. This continues until either the level of recursion exceeds a given parameter d (depth) or no more variables are left.
After having created the tree part, we cannot append the common tail right away because on the di erent paths, di erent sets of variables may be tested. Appending a common tail in this situation would inevitably result in an incomplete type. Thus, we rst egalize the set of tested variables in a ll step by appending a small OBDD type with the missing variables to every leaf of the tree part. Then we use an OBDD heuristic { in this paper, always the fan-in heuristic of Malik et. al. MWBS88, FFK88] { to produce an OBDD order for all variables not yet used and append it to all leaves of the lled tree part.
We have performed computations with other OBDD heuristics as well as with multiple tails, i.e., with the ll and tail steps replaced by individual runs of an OBDD heuristic on the restricted circuits. However, results with multiple tails have been worse generally, as the individual OBDD orders prevent the basic subfunctions from being shared into each other.
The pseudo-code for the described heuristic scheme follows. The speci c heuristics presented in the paper are obtained from the given scheme by specifying the choosing and splitting criteria. The size of the FBDD which is obtained with the created type is compared with the size of the OBDD which is constructed using the common fan-in heuristic by Malik et.al. MWBS88]. The reason for this is that the same heuristic is used for the tail. The ve di erent selection criteria we present can be classi ed into two groups: at and depth heuristics analyze the structure of the current circuit, while add, square and tilt heuristics select a variable such that the size e ect on the resulting reduced circuits is maximized.
Flat Heuristic
Flat_ApproveSplit(s0,s1,s,t) =(((s0+s1)/2)<s*(1-t/100)).
Depth Heuristic
Depth_ChooseVar(circuit):
It works inversely to Flat_ChooseVar in that the last visited input is returned.
Depth_ApproveSplit(s0,s1,s,t) =Flat_ApproveSplit(s0,s1,s,t).
The experimental results of the described heuristics are presented in Tab.1 and Tab.2.
Add Heuristic
Add_ChooseVar(circuit C):
It returns an input that minimizes the value jC x=0 j +jC x=1 j.
Add_ApproveSplit(s0,s1,s,t) =Flat_ApproveSplit(s0,s1,s,t).
Square Heuristic
Square_ChooseVar(circuit C):
It returns an input that minimizes the value jC x=0 j 2 +jC x=1 j 2 .
Square_ApproveSplit(s0,s1,s,t) =((s0*s0+s1*s1)/2 <s*s*(1-t/100)*(1-t/100)).
Tilt Heuristic
Tilt_ChooseVar(circuit C):
It returns the variable that maximizes the value jjC x=0 j ? jC x=1 jj.
Tilt_ApproveSplit(s0,s1,s,t) =(abs(s0-s1)/s>t/100) V. Conclusion
We have investigated a new FBDD{based data structure for Boolean manipulation proposed in GM93, GM94b] Altogether the experimental results show clearly that the FBDD{approach is not only of theoretical interest but also of practical usefulness even in the case one works with such simple-structured tree{based types. However, the full power of typed FBDDs comes to expression when one works with types that are specially designed for the considered circuit or circuit family (see, e.g., GM93] 
